Intel Xeon Phi Coprocessor Architecture and Tools: The Guide for Application Developers

Intel® Xeon Phi™ Coprocessor Architecture and Tools: The Guide for Application Developers provides developers a comprehensive introduction and in-depth look at the Intel Xeon Phi coprocessor architecture and the corresponding parallel data structure tools and algorithms used in the various technical...

Full description

Saved in:
Bibliographic Details
Main Author: Rezaur Rahman (auth)
Format: Electronic Book Chapter
Language:English
Published: Apress 2013
Online Access:DOAB: download the publication
DOAB: description of the publication
Tags: Add Tag
No Tags, Be the first to tag this record!

MARC

LEADER 00000naaaa2200000uu 4500
001 doab_20_500_12854_50409
005 20210211
003 oapen
006 m o d
007 cr|mn|---annan
008 20210211s2013 xx |||||o ||| 0|eng d
020 |a /doi.org/10.1007/978-1-4302-5927-5 
020 |a 9781430259275 
020 |a 9781430259268 
040 |a oapen  |c oapen 
024 7 |a https://doi.org/10.1007/978-1-4302-5927-5  |c doi 
041 0 |a eng 
042 |a dc 
100 1 |a Rezaur Rahman  |4 auth 
245 1 0 |a Intel Xeon Phi Coprocessor Architecture and Tools: The Guide for Application Developers 
260 |b Apress  |c 2013 
300 |a 1 electronic resource (232 p.) 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
506 0 |a Open Access  |2 star  |f Unrestricted online access 
520 |a Intel® Xeon Phi™ Coprocessor Architecture and Tools: The Guide for Application Developers provides developers a comprehensive introduction and in-depth look at the Intel Xeon Phi coprocessor architecture and the corresponding parallel data structure tools and algorithms used in the various technical computing applications for which it is suitable. It also examines the source code-level optimizations that can be performed to exploit the powerful features of the processor. Xeon Phi is at the heart of world's fastest commercial supercomputer, which thanks to the massively parallel computing capabilities of Intel Xeon Phi processors coupled with Xeon Phi coprocessors attained 33.86 teraflops of benchmark performance in 2013. Extracting such stellar performance in real-world applications requires a sophisticated understanding of the complex interaction among hardware components, Xeon Phi cores, and the applications running on them. In this book, Rezaur Rahman, an Intel leader in the development of the Xeon Phi coprocessor and the optimization of its applications, presents and details all the features of Xeon Phi core design that are relevant to the practice of application developers, such as its vector units, hardware multithreading, cache hierarchy, and host-to-coprocessor communication channels. Building on this foundation, he shows developers how to solve real-world technical computing problems by selecting, deploying, and optimizing the available algorithms and data structure alternatives matching Xeon Phi's hardware characteristics. From Rahman's practical descriptions and extensive code examples, the reader will gain a working knowledge of the Xeon Phi vector instruction set and the Xeon Phi microarchitecture whereby cores execute 512-bit instruction streams in parallel. 
536 |a Intel 
540 |a Creative Commons  |f https://creativecommons.org/licenses/by-nc-nd/4.0/  |2 cc  |4 https://creativecommons.org/licenses/by-nc-nd/4.0/ 
546 |a English 
856 4 0 |a www.oapen.org  |u https://link.springer.com/book/10.1007/978-1-4302-5927-5  |7 0  |z DOAB: download the publication 
856 4 0 |a www.oapen.org  |u https://directory.doabooks.org/handle/20.500.12854/50409  |7 0  |z DOAB: description of the publication