A Primer on Memory Consistency and Cache Coherence, Second Edition

• Váldodahkki: Nagarajan, Vijay (auth)
• Eará dahkkit: Sorin, Daniel J. (auth), Hill, Mark D. (auth), Wood, David A. (auth)
• Materiálatiipa: Elektrovnnalaš Girjji oassi
• Giella: eaŋgalasgiella
• Almmustuhtton: Cham Springer Nature 2020
• Ráidu: Synthesis Lectures on Computer Architecture
• Fáttát: Circuits & components; Computer architecture & logic design; Open Access
• Liŋkkat: OAPEN Library: download the publication; OAPEN Library: description of the publication

Čoahkkáigeassu

Many modern computer systems, including homogeneous and heterogeneous architectures, support shared memory in hardware. In a shared memory system, each of the processor cores may read and write to a single shared address space. For a shared memory machine, the memory consistency model defines the architecturally visible behavior of its memory system. Consistency definitions provide rules about loads and stores (or memory reads and writes) and how they act upon memory. As part of supporting a memory consistency model, many machines also provide cache coherence protocols that ensure that multiple cached copies of data are kept up-to-date. The goal of this primer is to provide readers with a basic understanding of consistency and coherence. This understanding includes both the issues that must be solved as well as a variety of solutions. We present both high-level concepts as well as specific, concrete examples from real-world systems. This second edition reflects a decade of advancements since the first edition and includes, among other more modest changes, two new chapters: one on consistency and coherence for non-CPU accelerators (with a focus on GPUs) and one that points to formal work and tools on consistency and coherence. This is an open access book. This is an open access book.

Olgguldas hápmi

1 electronic resource (276 p.)

ISBN

978-3-031-01764-3
9783031017643

Beassan

Open Access