Multilevel voltage space phasor generation for an open-end winding induction motor drive / K. Chandra Sekhar and Dr. G. Tulasi Ram Das

A topology for multilevel voltage space phasor generation for an open-end winding induction motor drive is presented in this paper. The open-end winding induction motor is fed from both ends by two 3-level inverters. Each 3-level inverter is formed by cascading two 2-level inverters. This results in...

Full description

Saved in:
Bibliographic Details
Main Authors: Sekhar, K. Chandra (Author), Ram Das, G. Tulasi (Dr.) (Author)
Format: Book
Published: UiTM Press, 2008-06.
Subjects:
Online Access:Link Metadata
Tags: Add Tag
No Tags, Be the first to tag this record!

MARC

LEADER 00000 am a22000003u 4500
001 repouitm_46933
042 |a dc 
100 1 0 |a Sekhar, K. Chandra  |e author 
700 1 0 |a Ram Das, G. Tulasi   |q  (Dr.)   |e author 
245 0 0 |a Multilevel voltage space phasor generation for an open-end winding induction motor drive / K. Chandra Sekhar and Dr. G. Tulasi Ram Das 
260 |b UiTM Press,   |c 2008-06. 
500 |a https://ir.uitm.edu.my/id/eprint/46933/1/46933.pdf 
520 |a A topology for multilevel voltage space phasor generation for an open-end winding induction motor drive is presented in this paper. The open-end winding induction motor is fed from both ends by two 3-level inverters. Each 3-level inverter is formed by cascading two 2-level inverters. This results in voltage space phasor levels equivalent to a conventional 8-level inverter. The proposed 8- level inverter configuration requires lesser number of switching devices as compared to conventional 8-level inverter scheme. Compared to the H-bridge topology, the proposed scheme uses a lower number of power supplies. In the multilevel carrier-based Sinusoidal Pulse Width Modulation (SPWM), used for the proposed drive, a progressive discrete DC bias depending on the speed range is given to the reference wave so that the drive can operate in the i-level modes (i=2, 3, ...8) depending on the speed range. The inverter with the higher DC-link voltage is switching less frequently, compared to the inverter with the lower DC-link voltage. 
546 |a en 
690 |a TK Electrical engineering. Electronics. Nuclear engineering 
655 7 |a Article  |2 local 
655 7 |a PeerReviewed  |2 local 
787 0 |n https://ir.uitm.edu.my/id/eprint/46933/ 
787 0 |n https://jeesr.uitm.edu.my/v1/ 
856 4 1 |u https://ir.uitm.edu.my/id/eprint/46933/  |z Link Metadata