InP DHBT-based clock and data recovery circuits for ultra-high-speed optical data links

In this work, up to 80 Gbit/s monolithically integrated clock and data recovery (CDR) circuits with 1:2 demultiplexer are developed. The integrated circuits are manufactured using an InP double heterojunction bipolar transistor (DHBT) technology, featuring cut-off frequency values of more than 250 G...

Volledige beschrijving

Bewaard in:
Bibliografische gegevens
Hoofdauteur: Makon, Robert Elvis (auth)
Formaat: Elektronisch Hoofdstuk
Taal:Engels
Gepubliceerd in: KIT Scientific Publishing 2006
Onderwerpen:
Online toegang:DOAB: download the publication
DOAB: description of the publication
Tags: Voeg label toe
Geen labels, Wees de eerste die dit record labelt!

Internet

DOAB: download the publication
DOAB: description of the publication

3rd Floor Main Library

Exemplaargegevens van 3rd Floor Main Library
Plaatsingsnummer: A1234.567
Kopie 1 Beschikbaar