Network-on-Chip Architecture, Optimization, and Design Explorations
Limitations of bus-based interconnections related to scalability, latency, bandwidth, and power consumption for supporting the related huge number of on-chip resources result in a communication bottleneck. These challenges can be efficiently addressed with the implementation of a network-on-chip (No...
Spremljeno u:
Daljnji autori: | , , , |
---|---|
Format: | Elektronički Poglavlje knjige |
Jezik: | engleski |
Izdano: |
IntechOpen
2022
|
Teme: | |
Online pristup: | DOAB: download the publication DOAB: description of the publication |
Oznake: |
Dodaj oznaku
Bez oznaka, Budi prvi tko označuje ovaj zapis!
|
Internet
DOAB: download the publicationDOAB: description of the publication
3rd Floor Main Library
Signatura: |
A1234.567 |
---|---|
Primjerak 1 | Dostupno |