Network-on-Chip Architecture, Optimization, and Design Explorations

Limitations of bus-based interconnections related to scalability, latency, bandwidth, and power consumption for supporting the related huge number of on-chip resources result in a communication bottleneck. These challenges can be efficiently addressed with the implementation of a network-on-chip (No...

Full description

Saved in:
Bibliographic Details
Other Authors: Alimi, Isiaka A. (Editor), Aboderin, Oluyomi (Editor), Muga, Nelson J. (Editor), Teixeira, António L. (Editor)
Format: Electronic Book Chapter
Language:English
Published: IntechOpen 2022
Subjects:
Online Access:DOAB: download the publication
DOAB: description of the publication
Tags: Add Tag
No Tags, Be the first to tag this record!

Internet

DOAB: download the publication
DOAB: description of the publication

3rd Floor Main Library

Holdings details from 3rd Floor Main Library
Call Number: A1234.567
Copy 1 Available