Advanced Interconnect and Packaging

Unlike transistors, the continuous downscaling of feature size in CMOS technology leads to a dramatic rise in interconnect resistivity and concomitant performance degradation. At nanoscale technology nodes, interconnect delay and reliability become the major bottlenecks faced by modern integrated ci...

Full description

Saved in:
Bibliographic Details
Other Authors: Zhao, Wensheng (Editor)
Format: Electronic Book Chapter
Language:English
Published: Basel MDPI - Multidisciplinary Digital Publishing Institute 2023
Subjects:
n/a
Online Access:DOAB: download the publication
DOAB: description of the publication
Tags: Add Tag
No Tags, Be the first to tag this record!

MARC

LEADER 00000naaaa2200000uu 4500
001 doab_20_500_12854_98805
005 20230405
003 oapen
006 m o d
007 cr|mn|---annan
008 20230405s2023 xx |||||o ||| 0|eng d
020 |a books978-3-0365-6732-7 
020 |a 9783036567334 
020 |a 9783036567327 
040 |a oapen  |c oapen 
024 7 |a 10.3390/books978-3-0365-6732-7  |c doi 
041 0 |a eng 
042 |a dc 
072 7 |a TB  |2 bicssc 
072 7 |a TBX  |2 bicssc 
100 1 |a Zhao, Wensheng  |4 edt 
700 1 |a Zhao, Wensheng  |4 oth 
245 1 0 |a Advanced Interconnect and Packaging 
260 |a Basel  |b MDPI - Multidisciplinary Digital Publishing Institute  |c 2023 
300 |a 1 electronic resource (266 p.) 
336 |a text  |b txt  |2 rdacontent 
337 |a computer  |b c  |2 rdamedia 
338 |a online resource  |b cr  |2 rdacarrier 
506 0 |a Open Access  |2 star  |f Unrestricted online access 
520 |a Unlike transistors, the continuous downscaling of feature size in CMOS technology leads to a dramatic rise in interconnect resistivity and concomitant performance degradation. At nanoscale technology nodes, interconnect delay and reliability become the major bottlenecks faced by modern integrated circuits. To resolve these interconnect problems, various emerging technologies, including airgap, nanocarbon, optical, and through-silicon via (TSV), have been proposed and investigated. For example, by virtue of TSV technology, dies can be stacked to increase the integration density. More importantly, 3D integration and packaging also offer the most promising platform to implement "More-than-Moore" technologies, providing heterogeneous materials and technologies on a single chip. The "Advanced Interconnect and Packaging" Special Issue seeks to showcase research papers on new developments in advanced interconnect and packaging, i.e., on the design, modeling, fabrication, and reliability assessment of emerging interconnect and packaging technologies. Additionally, there are two interesting papers on carbon nanotube interconnects and interconnect reliability issues. 
540 |a Creative Commons  |f https://creativecommons.org/licenses/by/4.0/  |2 cc  |4 https://creativecommons.org/licenses/by/4.0/ 
546 |a English 
650 7 |a Technology: general issues  |2 bicssc 
650 7 |a History of engineering & technology  |2 bicssc 
653 |a antenna current 
653 |a transmission line model 
653 |a frequency-selective surface analytical approximation 
653 |a low-temperature soldering 
653 |a 3D IC 
653 |a Bi aggregation 
653 |a Sn-Bi solder 
653 |a integrated circuit interconnects 
653 |a aging 
653 |a reliability 
653 |a electromigration 
653 |a physics-based modeling 
653 |a average power handling capability (APHC) 
653 |a slow-wave transmission line (SWTL) 
653 |a thermal resistance 
653 |a average heat-spreading width 
653 |a temperature-dependent resistivity 
653 |a broadside structure 
653 |a far-end crosstalk 
653 |a impedance 
653 |a interposer channel 
653 |a silicon interposer 
653 |a vertical tabbed via 
653 |a on-chip interconnect 
653 |a carbon nanotube 
653 |a through-silicon-via (TSV) 
653 |a Cu-CNT composite 
653 |a Cu-Sn bonding 
653 |a Au-Au bonding 
653 |a graphene 
653 |a high-temperature pressure sensor 
653 |a substrate integrated waveguide (SIW) 
653 |a spoof surface plasmon polaritons (SSPPs) 
653 |a integrated passive device 
653 |a through-dielectric capacitor (TDC) 
653 |a electromagnetic bandgap (EBG) 
653 |a interposers 
653 |a low-loss substrates 
653 |a noise suppression structures 
653 |a packages 
653 |a power delivery network (PDN) 
653 |a power/ground noise 
653 |a Pt-Pt interconnection 
653 |a high-temperature resistant packaging 
653 |a metallic bonding 
653 |a Au wire bonding 
653 |a high-temperature annealing 
653 |a focused ion beam (FIB) 
653 |a morphology analysis 
653 |a wettability 
653 |a hot-melt glass 
653 |a flow time 
653 |a coverage thickness 
653 |a SiO2 and Au substrate 
653 |a MEMS sensor 
653 |a reliability evaluation 
653 |a vacuum degradation 
653 |a mathematical model 
653 |a parylene 
653 |a blood oxygen 
653 |a sensing array 
653 |a wearable device 
653 |a on-chip spiral inductor 
653 |a circuit model 
653 |a kinetic inductance 
653 |a quantum resistance 
653 |a frequency selective rasorber (FSR) 
653 |a spoof surface plasmon polaritons (SSPP) 
653 |a frequency selective surface (FSS) 
653 |a broadband 
653 |a dual active bridge 
653 |a deadbeat controller 
653 |a load feedforward 
653 |a n/a 
856 4 0 |a www.oapen.org  |u https://mdpi.com/books/pdfview/book/6847  |7 0  |z DOAB: download the publication 
856 4 0 |a www.oapen.org  |u https://directory.doabooks.org/handle/20.500.12854/98805  |7 0  |z DOAB: description of the publication