بناء نموذج تحليلي للتأخير في الشبكة المضمّنة على الشريحة باستخدام نظرية الترتيل
The Network-on-Chip architectures suffer from the difficulty of allocating processing resources in the execution time to suit the complex applications implemented on these architectures. In the event of any change in the input traffic, there is no change in the architecture level and its configurati...
Na minha lista:
Main Authors: | , , |
---|---|
Formato: | Livro |
Publicado em: |
Tishreen University,
2019-06-01T00:00:00Z.
|
Assuntos: | |
Acesso em linha: | Connect to this object online. |
Tags: |
Adicionar Tag
Sem tags, seja o primeiro a adicionar uma tag!
|
Internet
Connect to this object online.3rd Floor Main Library
Área/Cota: |
A1234.567 |
---|---|
Cód. Barras: 1 | Disponível |