InP DHBT-based clock and data recovery circuits for ultra-high-speed optical data links

In this work, up to 80 Gbit/s monolithically integrated clock and data recovery (CDR) circuits with 1:2 demultiplexer are developed. The integrated circuits are manufactured using an InP double heterojunction bipolar transistor (DHBT) technology, featuring cut-off frequency values of more than 250 G...

Description complète

Enregistré dans:
Détails bibliographiques
Auteur principal: Makon, Robert Elvis (auth)
Format: Électronique Chapitre de livre
Langue:anglais
Publié: KIT Scientific Publishing 2006
Sujets:
Accès en ligne:DOAB: download the publication
DOAB: description of the publication
Tags: Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!
Description
Résumé:In this work, up to 80 Gbit/s monolithically integrated clock and data recovery (CDR) circuits with 1:2 demultiplexer are developed. The integrated circuits are manufactured using an InP double heterojunction bipolar transistor (DHBT) technology, featuring cut-off frequency values of more than 250 GHz. The outstanding and (to some extent) record achievements throughout the work make an essential contribution to the development of future optical telecommunication networks operating at 80 Gbit/s.
Description matérielle:1 electronic resource (VI, 167 p. p.)
ISBN:KSP/1000004568
3866440456
Accès:Open Access